

Fig 1




Fig 2 Prior Art




Fig 3 Prior Art




FIG. 4




FIG. 4a




Fig. 5

BLOCK DIAGRAM : TDM OF ASYNCHRONOUS DATA STREAMS




Fig. 5A

BLOCK DIAGRAM : TDM OF ASYNCHRONOUS DATA STREAMS




Fig 6




Fig 7

Case 1 : 2 Synchronous Channels with Same Clock Rate But Clock Skews




Fig 8
1834




Fig 9




Fig 10A




Fig 10B

Put alternate bits in
FIFO A and FIFO B ~1112

↓
Receive (or calculate) bits
per second data rate for
A and B data streams ~1114

Fig 11

During the time K bits are clocked out from output FIFO A onto A data-out line,
clock-out one bit from output FIFO B and latch for output on B data-out line. ~116

Fig. 12

